3D full-band, Atomistic Quantum transport in n-Si Junction less Nanowire
  field-effect transistors by Bishnoi, Bhupesh & Ghosh, Bahniman
3D full-band, Atomistic Quantum transport in  
n-Si Junction less Nanowire field-effect 
transistors  
 
Bhupesh Bishnoi1 and Bahniman Ghosh1, 2 
1DEPARTMENT OF ELECTRICAL ENGINEERING, INDIAN INSTITUTE OF TECHNOLOGY, KANPUR, 
208016, INDIA 
Email: bbishnoi@iitk.ac.in 
2MICROELECTRONICS RESEARCH CENTER, 10100, BURNET ROAD, BLDG. 160, UNIVERSITY OF 
TEXAS AT AUSTIN, AUSTIN, TX, 78758, USA 
Email: bghosh@utexas.edu 
 
ABSTRACT 
 
In the present work, we have investigated the quantum transport in n-Si junction less nanowire 
field-effect transistors using 3-D, full-band atomistic sp3d5s∗ spin-orbital coupled tight-binding 
method. We have investigated the IDS–VGS transfer characteristics, IDS–VDS output 
characteristics, ON-current, OFF-current leakage, subthreshold swing and energy-position 
resolved electron density spectrum Gn (x, E) in n-Si junction less nanowire field-effect 
transistors. We also study IDS–VGS transfer characteristics with variation of High-K gate 
materials. Quantum mechanical simulation is performed on the basis of Non-Equilibrium Green 
Function formalism to solve coupled Poisson-Schrödinger equation self-consistently for 
potentials and local density of state in n-Si junction less nanowire field-effect transistors. 
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INTRODUCTION 
 
Intensive research work is going on in Junction less Nanowire field-effect transistors as power-
supply scaling below 0.5 V is possible in these devices and at low voltages Junction less 
Nanowire field-effect transistors can outperform aggressively scaled MOSFETs. [1] Hence, 
overall power consumption can be reduced in nanoelectronics integrated circuits by using 
Junction less Nanowire field-effect transistors. [2] In present scenario Junction less Nanowire 
field-effect transistors are promising candidate due to their steep subthreshold swing (SS), better 
ON to OFF current ratio and high drive current at low voltages operation. [3] In the ITRS 2011 
roadmap Junction less Nanowire field-effect transistors operates on VDD lesser than 1 V, ION 
current of 100 milli-amperes, ION/IOFF >10
5 and SS below 60 mV per decade. Recently, Junction 
less Nanowire field-effect transistors have been experimentally demonstrated in Ref. [1] and 
Effect of band-to-band tunneling on junctionless transistors  and Junction less Nanowire Tunnel 
field-effect transistors are investigated  in Ref. [4, 5] In this Article, we simulate and study IDS–
VGS transfer characteristics, IDS–VDS output characteristics, ON-current, OFF-current leakage, 
subthreshold swing, energy-position resolved electron density spectrum Gn (x, E) and variation 
of High-K gate materials on the scaling and design of n-Si junction less nanowire field-effect 
transistors of 2 nm thin channel structures with the gate lengths of 10 nm. 
 
DEVICE STRUCTURE  
 
 Fig.1. Atomic Structure and Geometry of n-Si-JL-NWFET 
 
The n-Si-JL-NWFET has n-type Silicon channel of 10 nm with a doping density of 1×1020 cm−3 
with source and drain region of 5 nm n-type Silicon with doping density of 1×1020 cm−3. Figure 1 
shows the 3D atomistic structure of simulated n-Si-JL-NWFET device. As per the future ITRS 
2012 roadmap for NWFET we started simulation at 10 nm gate length (LG), 5 nm source length 
(LS), 5 nm drain length (LD), 2 nm thin channel structures and 1 nm SiO2 gate thickness (TOX). 
We also used High-K gate material of Al2O3 and HfO2 for gate material variance study. We 
model source and drain as ohmic contact and gate is modeled as schottky contact with metal 
work function of 4.2 eV. Actual dimensions of Source is FEM grid: 2.172 x 2.172 x 4.888 [nm], 
Atom grid: 2.037 x 2.037 x 4.752[nm], Drain is FEM grid: 2.172 x 2.172 x 5.431[nm], Atom 
grid: 2.037 x 2.037 x 5.16[nm], Channel is FEM grid: 2.172 x 2.172 x 10.32 [nm], Atom grid: 
2.037 x 2.037 x 10.18[nm] and Gate is FEM grid: 1.086 x 1.086 x 10.32[nm], Atom grid: 0.95 x 
0.95 x 10.18[nm]. 
 
SIMULATION APPROACH 
 
We have investigated the quantum transport in n-Si junction less nanowire field-effect transistors 
using 3-D, full-band atomistic sp3d5s∗ spin-orbital coupled tight-binding method. [6-9] Quantum 
mechanical simulator based on atomistic sp3d5s∗ spin-orbital coupled tight-binding representation 
of the band structure solves Schrödinger and Poisson equations self-consistently. [10-13] 
Simulation also incorporates quantization effect due to narrow size effect and neglecting this will 
increase the band gap and cutoff distance to band edge is 0.05 eV. Carrier charge densities are 
self-consistently coupled to the calculation of electrostatic potential. Quantum mechanical 
simulation is performed on basis of Non-Equilibrium Green Function formalism to solve coupled 
Poisson-Schrödinger equation self-consistently including electron-phonon scattering matrix for 
potentials and local density of state in n-Si junction less nanowire field-effect transistors. [14-17] 
Transport direction is along <100> crystal axis in the channel and surface orientation is along 
(100). In the active region of device every atom is represented by a matrix and in the simulation 
Schrödinger equation is solved for 16068 active atoms. In the channel 12160 is number of finite 
elements with 2095 number of nodes taken for calculation. Atomistic tight binding calculation 
will give output as potential in volt and free charge in cm-3 in the device and NEGF formalism 
will give output as current density (JE), charge density (NE), electron local density of states (n-
LDOS), hole local density of states (p-LDOS) and output current. For solving the partial 
differential equations in the simulation PETSc toolkit is used and for the computation of 
eigenvalues and eigenvectors SLEPc library is used with krylov-schur algorithm for 70 numbers 
of eigenvalue with 7 digits of output precision. Gate dielectric layer is modeled as imaginary 
materials layer which has infinite bandgap as they separate the gate contacts and do not 
participate in transport calculation. Hence, in the Poisson equation they are characterized by their 
relative dielectric constant. [18-20] 
 
RESULTS 
 
A. Energy-position resolved electron density spectrum Gn (x, E)  
Figure 2 shows the energy-position resolved electron density spectrum Gn (x, E) of the n-Si 
junction less nanowire field-effect transistors in the OFF-state (VGS 0 V to 0.2 V) at VDS = 0.8 V. 
In the OFF-state biasing condition, channel is shut off for free charges. As VGS increases to 0.2 V 
charge carriers start penetrating in gate underneath channel region. These leakage charges are 
mainly due to carrier thermalization energy. The device is turned off by complete depletion of 
the channel region. The depletion is caused by the work function difference between the doped 
silicon and the gate of the nanowire. In comparison in conventional MOSFET device is turned 
off by reverse-biased p-n junction. 
 Fig.2. Energy-position resolved electron density spectrum Gn (x, E) in the OFF-state (VGS 0 V to 
0.2 V) of n-Si-JL-NWFET 
 
Figure 3 shows the energy-position resolved electron density spectrum Gn (x, E) of the n-Si 
junction less nanowire field-effect transistors (VGS ranging from 0.3 V to 0.5 V) at VDS = 0.8 V. 
In this biasing range, channel starts forming from free charges. As VGS increases to 0.5 V charge 
carriers form channel underneath the gate. Gate starts modulating the position of the channel 
barrier and channel conduction band is pulled down below the source quasi Fermi level to 
increase the source injection as seen in Figure 3. The energy-position resolved electron density 
spectrum Gn (x, E) as shown on log scale shows the occupation of LDOS (x, E) by the respective 
source and drain contact Fermi reservoirs at VDS = 0.8 V.  
  
Fig.3. Energy-position resolved electron density spectrum Gn (x, E) in the (VGS 0.3 V to 0.5 V) of 
n-Si-JL-NWFET 
Figure 4 shows the energy-position resolved electron density spectrum Gn (x, E) of the n-Si 
junction less nanowire field-effect transistors in the ON-state (VGS ranging from 0.6 V to 0.8 V) 
at VDS = 0.8 V. As VGS increases to 0.8 V charge carriers form full channel underneath the gate. 
Gate modulates the position of the channel barrier and channel conduction band below the source 
quasi Fermi level and forms full channel. The energy-position resolved electron density spectrum 
Gn (x, E) as shown on log scale shows the occupation of LDOS (x, E) by the respective source 
and drain contact Fermi reservoirs at VDS = 0.8 V.  
 
 Fig.4. Energy-position resolved electron density spectrum Gn (x, E) in the ON-state (VGS 0.6 V to 
0.8 V) of n-Si-JL-NWFET 
B. Current-Voltage characteristics 
Figure 5 shows the IDS-VGS transfer characteristics of n-Si junction less nanowire field-effect 
transistors at VDS of 0.8 V and 0.1 V. In the ON-state condition of VDS of 0.8 V on applying gate 
voltage VGS of 0.6 V, an ION current of 1.05x10
4 μA/μm, an ION/IOFF ratio of ~105 with 
subthreshold swing of about 52.17 mV/decade are obtained. In the ON-state for gate voltage VGS 
higher than 0.6 V drain current saturates and transistor has high output resistance. IOFF current at 
VGS equal to 0 V is almost equal in both cases of VDS 0.8 V and 0.1 V which indicates the gate 
has effectively shut off the channel. 
 Fig.5. IDS–VGS transfer characteristics at VDS = 0.1 V and VDS = 0.8 V in the n-Si-JL-NWFET 
 
Figure 6 shows the IDS–VDS output characteristics of n-Si junction less nanowire field-effect 
transistors with VGS variation of 0V, 0.2 V, 0.4 V, 0.6 V, and 0.8 V. For more than 0.1 V of VDS 
the drain current saturates for all values of VGS and drain current becomes almost constant at VGS 
equal 0.6 V and above.  For VGS of 0 V the drain current is extinguished and thermionic emission 
governs the leakage current. At VDS larger than 0.1 V the drain current saturates for all the VGS 
ranging from 0.2 V to 0.8 V. 
 Fig.6. IDS–VDS output characteristics with Gate voltage variation VGS in the n-Si-JL-NWFET 
 
We also study the variation of different gate oxide material for n-Si junction less nanowire field-
effect transistors as shown in the figure 7. For Al2O3 High-K Gate material subthreshold swing 
reduces to 37.5 mV/decade and for HfO2 High-K Gate material subthreshold swing is 32.6 
mV/decade.  
 Fig.7. IDS–VGS transfer characteristics at VDS = 0.8 V in the n-Si-JL-NWFET with variation in 
Gate Oxide Material 
 
CONCLUSION 
We have investigated the quantum transport in n-Si junction less nanowire field-effect transistors 
of 10 nm channel length with a channel doping density of 1×1015 cm−3 with source and drain 
region of 5 nm n-type Silicon with doping density of 1×1020 cm−3. We used quantum mechanical 
simulator based on atomistic sp3d5s∗ spin-orbital coupled tight-binding representation of the band 
structure to solve Schrödinger and Poisson equations self-consistently in the NEGF formalism. 
We have investigated the IDS–VGS transfer characteristics, IDS–VDS output characteristics, ON-
current, OFF-current leakage, subthreshold swing and energy-position resolved electron density 
spectrum Gn (x, E) in n-Si junction less nanowire field-effect transistors. In the ON-state 
condition of VDS of 0.8 V on applying gate voltage VGS of 0.6 V, an ION current of 1.05x10
4 
μA/μm, an ION/IOFF ratio of ~105 with subthreshold swing of about 52.17 mV/decade are 
obtained. We also study IDS–VGS transfer characteristics with variation of High-K gate materials. 
These simulation results suggest that it is worthy to experimentally demonstrate and investigate 
in more detail, the performance of n-Si junction less nanowire field-effect transistors for critical 
design parameter optimization and as building block for future low power nano-electronics 
circuits. 
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